

General Description

The WST3424 is the highest performance trench N-Ch MOSFET with extreme high cell density, which provide excellent $R_{DS(on)}$ and gate charge for most of the small power switching and load switch applications.

The WST3424 meet the RoHS and Green Product requirement with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent C_{dv}/dt effect decline
- Green Device Available


Product Summary

BV_{DSS}	$R_{DS(on)}$	I_D
20V	50m Ω	4.4A

Applications

- High Frequency Point-of-Load Synchronous Small power switching for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- Load Switch

SOT-23L Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	± 12	V
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	4.4	A
$I_D@T_C=70^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V^1$	3.2	A
I_{DM}	Pulsed Drain Current ²	12	A
$P_D@T_A=25^\circ C$	Total Power Dissipation ³	1.0	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	200	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	75	$^\circ C/W$

Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.024	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=4.5V, I_D=1.8A$	---	50	65	m Ω
		$V_{GS}=2.5V, I_D=1.5A$	---	60	75	
		$V_{GS}=1.8V, I_D=1A$	---	70	90	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	0.3	0.85	1.2	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-2.51	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=16V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=16V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 8V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=3A$	---	8.3	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	1.7	3.4	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V, V_{GS}=4.5V, I_D=1A$	---	6.4	---	nC
Q_{gs}	Gate-Source Charge		---	0.54	---	
Q_{gd}	Gate-Drain Charge		---	1.25	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=10V, V_{GS}=4.5V, R_G=3.3\Omega, I_D=1A$	---	1.6	---	ns
T_r	Rise Time		---	29.6	---	
$T_{d(off)}$	Turn-Off Delay Time		---	6	---	
T_f	Fall Time		---	18.8	---	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	382	---	pF
C_{oss}	Output Capacitance		---	41	---	
C_{riss}	Reverse Transfer Capacitance		---	33	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	4.3	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	12	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=2A, di/dt=100A/\mu\text{s}, T_J=25^\circ\text{C}$	---	5.5	---	nS
Q_{rr}	Reverse Recovery Charge		---	1.8	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, $t < 10\text{sec}$.
- 2.The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform

Packaging information


Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e	0.950TYP	
e1	1.800	2.000
L	0.550REF	
L1	0.300	0.500
θ	0°	8°



Attention

- 1, Any and all Winsok power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Winsok power representative nearest you before using any Winsok power products described or contained herein in such applications.
- 2, Winsok power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Winsok power products described or contained herein.
- 3, Specifications of any and all Winsok power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, Winsok power Semiconductor CO., LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5, In the event that any or all Winsok power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Winsok power Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Winsok power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Winsok power product that you intend to use.
- 9, this catalog provides information as of Sep. 2014. Specifications and information herein are subject to change without notice.