

### General Description

The WSD4048DN56 is the highest performance trench N-Ch and P-Channel MOSFET with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The WSD4048DN56 meet the RoHS and Green Product requirement 100%  $E_{AS}$  guaranteed with full function reliability approved.

### Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100%  $E_{AS}$  Guaranteed
- Green Device Available


### Product Summary

$BV_{DSS}$	$R_{DS(ON)}$	$I_D$
40V	14m $\Omega$	34A
-40V	32m $\Omega$	-24A

### Applications

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- CCFL Back-light Inverter

### DFN5X6-8L Pin Configuration



### Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Channel	P-Channel	
$V_{DS}$	Drain-Source Voltage	40	-40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	34	-24	A
$I_D@T_C=70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	22	-18	
$I_{DM}$	Pulse Drain Current <sup>2</sup>	46	-40	
$E_{AS}$	Single Pulse Avalanche Energy <sup>3</sup>	28	66	mJ
$I_{AS}$	Avalanche Current	17.8	-27.2	A
$P_D@T_C=25^\circ C$	Total Power Dissipation <sup>4</sup>	25	31.3	W
$T_{STG}$	Storage Temperature Range	-55 to 150	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	-55 to 150	

### Thermal Data

Symbol	Parameter	Rating	Units
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	62	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	5.0	

**N-Channel Electrical Characteristics ( $T_J=25^\circ\text{C}$ , Unless Otherwise Noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	40	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	$BV_{DSS}$ Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$	---	0.034	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=10A$	---	14	21	m $\Omega$
		$V_{GS}=4.5V, I_D=5A$	---	18	25	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.5	2.0	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-4.56	---	$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=32V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1.0	$\mu A$
		$V_{DS}=32V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5.0	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=10A$	---	15	---	S
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1.0\text{MHz}$	---	2.5	5.2	$\Omega$
$Q_g$	Total Gate Charge (4.5V)	$V_{DS}=20V, V_{GS}=4.5V, I_D=12A$	---	9.5	---	nC
$Q_{gs}$	Gate-Source Charge		---	1.25	---	
$Q_{gd}$	Gate-Drain Charge		---	2.5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=20V, V_{GS}=10V, R_G=3.3\Omega, I_D=1A$	---	8.9	---	ns
$T_r$	Rise Time		---	2.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	41	---	
$T_f$	Fall Time		---	2.7	---	
$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1.0\text{MHz}$	---	810	---	pF
$C_{oss}$	Output Capacitance		---	90	---	
$C_{rss}$	Reverse Transfer Capacitance		---	60	---	

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$I_S$	Continuous Source Current <sup>1,6</sup>	$V_G=V_D=0V$ , Force Current	---	---	23	A
$I_{SM}$	Pulsed Source Current <sup>2,6</sup>		---	---	46	
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V

**Note:**

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. The data tested by pulsed, pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. The  $E_{AS}$  data shows Max. rating.
4. The power dissipation is limited by  $150^\circ\text{C}$  junction temperature.
5. The Min. value is 100%  $E_{AS}$  tested guarantee.
6. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.

**P-Channel Electrical Characteristics (T<sub>J</sub>=25°C, Unless Otherwise Noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-40	---	---	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =-1mA	---	-0.012	---	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A	---	32	38	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A	---	46	62	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250μA	-1.5	-2.0	-2.5	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	4.32	---	mV/°C
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-32V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	-1.0	μA
		V <sub>DS</sub> =-32V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	---	---	-5.0	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-8A	---	12.6	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1.0MHz	---	13	16	Ω
Q <sub>g</sub>	Total Gate Charge (-4.5V)	V <sub>DS</sub> =-20V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-12A	---	9.0	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	2.54	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	3.1	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =-15V, V <sub>GS</sub> =-10V, R <sub>G</sub> =3.3Ω, I <sub>D</sub> =-1A	---	19.2	---	ns
T <sub>r</sub>	Rise Time		---	12.8	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	48.6	---	
T <sub>f</sub>	Fall Time		---	4.6	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1.0MHz	---	1904	---	pF
C <sub>oss</sub>	Output Capacitance		---	108	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	80	---	


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I <sub>S</sub>	Continuous Source Current <sup>1,6</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	-20	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,6</sup>		---	---	-40	
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A, T <sub>J</sub> =25°C	---	---	-1.0	V


**Note:**

- The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- The data tested by pulsed, pulse width ≤ 300μs, duty cycle ≤ 2%.
- The E<sub>AS</sub> data shows Max. rating.
- The power dissipation is limited by 150°C junction temperature.
- The Min. value is 100% E<sub>AS</sub> tested guarantee.
- The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.


**N-Channel Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**


**N-Channel Typical Characteristics (Cont.)**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**




**Fig.11 Unclamped Inductive Switching Wave**


**P-Channel Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  v.s  $T_J$**


**P-Channel Typical Characteristics (Cont.)**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**




**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Waveform**

**Packaging information**


SYMBOLS	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.05	1.20
b	0.35	0.40	0.50
C	0.20	0.25	0.35
D	4.90	5.05	5.20
D1/D2	1.51	1.61	1.71
d	0.50	0.60	0.70
E	6.00	6.15	6.30
E1	5.60	5.75	5.90
E2	3.47	3.57	3.67
e	1.27 BSC.		
H	0.48	0.58	0.68
K	1.17	1.27	1.37
L	0.64	0.74	0.84
L1/L2	0.20 REF.		
$\theta$	8°	10°	12°
M	0.08 REF.		
N	0	-	0.15
O	0.25 REF.		
P	1.28 REF.		



## Attention

1, Any and all Winsok power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Winsok power representative nearest you before using any Winsok power products described or contained herein in such applications.

2, Winsok power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Winsok power products described or contained herein.

3, Specifications of any and all Winsok power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, Winsok power Semiconductor CO., LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all Winsok power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Winsok power Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Winsok power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "Delivery Specification" for the Winsok power product that you intend to use.

9, this catalog provides information as of Sep.2014. Specifications and information herein are subject to change without notice.